Physical Design Clocking Engineer
Intel · Santa Clara, Santa Clara County
$105,650–$149,150 per year · Full-Time · Posted 7 hours ago
Sponsorship evidence
What this means: We couldn't find the employer on a sponsor register and the advert doesn't say whether sponsorship is offered. That doesn't mean it isn't — ask the employer.
Preview only: We only see a short preview of this advert, so sponsorship wording may be missing — check the full advert.
Source: No evidence found · Last checked
Visa salary rules for this country aren't checked yet
Estimate only, based on published Home Office figures. Not immigration advice — always confirm with your employer or a qualified immigration adviser.
About the job
Job Details: Job Description: As a Physical Design Engineer, you will play a critical role in the implementation of custom IP and SoC designs, transforming RTL to GDS to produce design databases ready for manufacturing. On a day-to-day basis, you will execute various aspects of the physical design flow, including synthesis, place and route, clock tree synthesis, floor planning, and static timing analysis. Your work will directly contribute to optimizing design parameters such as power, frequenc…
Estimate only — not immigration advice. Always confirm sponsorship and eligibility directly with the employer.